Monday, 30 November 2020

Full Chip, Transistor Level Reliability

Integrating circuit cores together in one chip exposes risks that can fly below the radar of conventional checking methods. After individual cores have been exhaustively simulated, there's still the question of reliability. This is an especially important topic in today's design flows for mixed power and low power.

Checking circuit reliability doesn't have to be difficult. A circuit engineer should be able to bring up a tool, with minimal setup, and get clear results. Tweak the circuit, fix an issue, and submit the updates. - All without waiting on the CAD team for help.

And simple to use doesn't mean simple minded. Checks must be smart enough to know about the ins and outs of real world circuits, automatically. Like novel level shifter topologies, ad-hoc domain isolation, safe vs unsafe power states, and other unexpected situations.


We're excited to announce the release of Insight Analyzer v4.9. This version brings a number of substantial updates, including:

  • Enhanced Conditional High Impedance detection for logic, analog, power management / domain crossing, and self-dependent loop cases.
  • Additional waiver storage formats.
  • Automatic recognition of valid one-hot controls, for increased rejection of false positives.
  • Enhanced topology searching and recognition of analog cases, further level shifter variations, etc.
  • Increased coverage of the many sources of unintended leakage: floats, mismatched levels, parasitic diodes, etc.
  • Expanded API commands for state based analysis.

Please see the full release notes here

Industry Leader

Self-guided Setup

Get started on your chip quickly, with an easy, load-and-go setup process.

Advanced Technology

Take advantage of intelligent detection techniques to help you in your circuit analysis.

Great Opportunities

Work in a fast paced environment on the cutting edge of technlogy.
Years in Business
Issues Solved
No Time for ESD?

No Time for ESD?

There's more to ESD than just pad cell design. It's a matter of chip integration. Insight Analyzer chases big picture ESD / EMP risks at the full chip level.
Floating Gates

Floating Gates

Under the wrong conditions, a powered transistor can receive a signal that begins to float. A simulator can fail to warn of cases that float at a “valid” level. Insight Analyzer finds conditional floats by reverse-engineering circuit states, all the way back to the underlying cause.
Domain Crossings

Domain Crossings

Insight Analyzer comprehends full chip power connections at the transistor level. It tracks down problems in power state management of all forms, including voltage mismatch / level shifting, forward biased diodes, and off state isolation.

InsightEDA provides software to fill an unmet need in the Electronics industry.


Quick Links

Social Links